Introduction
The use of (110) surface orientation has attracted considerable attention for boosting pMOSFETs performance owing to higher hole mobility [1] . However, the (110) surface pMOSFETs have to be located on the same direction, i.e. the layout limitation, due to the anisotropic hole mobility on the (110) surface [2] . This is because the hole mobility shows to be a significant degradation when the channel direction is rotated from <110> to <100> direction on (110) surface pMOSFETs, as shown in Fig. 1 . In addition, it has been reported that the substrate current caused by the impact ionization process is dependent on the current flow direction and the impact ionization efficiency (IIE) also appears to be anisotropic [3] , [4] . To our knowledge, the physical mechanism of anisotropic IIE in (110) surface pMOSFETs has not yet been fully understood.
The aim of this paper is to focus on the experimental analysis of anisotropic IIE in (110) surface pMOSFETs. From the relationship between the IIE and the electric field in the pinch-off region, the present understanding of anisotropic IIE can be substantially improved.
Experimental
The pMOSFETs used in this study were fabricated on a (110) surface Si substrate based on a 90nm CMOS technology. To focus on the effect of the surface orientation on the drain current (I D ) and the IIE, we have to minimize CMOS process-induced strain into the device channel. For example, the space of the gate edge to shallow trench isolation sidewall is chosen to be 5 um. For comparison, a control-Si device was also fabricated on a (100) surface Si substrate by using the same CMOS process. Here, two gate dimensions (W/L) of 10um/1um and 10um/0.1um are termed as a long-channel and a short-channel pMOSFETs, respectively. Figure 2 shows the (110) surface orientation induced I D enhancement ratio of 58% for <110> and 35% for <100> direction on the long-channel pMOSFETs relative to the (100) surface control-Si. For the short-channel (110) surface pMOSFETs, two I D enhancement ratios of 45% for <110> and 32% for <100> direction are shown in Fig. 3 . It has been noted that the difference in I D enhancement between the <110> and the <100> direction on (110) surface pMOSFETs becomes smaller with reduced the channel length. This result of I D enhancement appears to be similar to the value reported in Ref. [5] , [6] . In addition, through the source terminal floating technique [7] , the excess diode leakage current even at the large drain voltage (V D ) has markedly smaller effect on the substrate current (I B ) caused by impact ionization process (not shown here). Thus, the impact ionization multiplication coefficient M-1 as a function of V D is approximately the ratio of the I B to I D , that is, M-1(V D )≈ I B /I D . Due to the I B associated with the maximum electric field E m near the drain, it is necessary to translate M-1(V D ) into M-1(E m ). According to the lucky electron model [8] , M-1(E m ) is described as
Results and Discussion
where i  is the threshold energy for impact ionization and  is the mean free path. Moreover, E m can be expressed as
where V dsat is the voltage at the pinch-off point and l is the effective pinch-off length. E m in Eq. (2) can be indirectly assessed through V D -V dsat . As predicted by Eqs. (1) and (2) Fig. 7 . Finally, the difference in slope change between <110> and <100> directions becomes smaller as decreasing the channel length, and the slope of a high-voltage stressing device appears to be inconsistent with that of fresh device. This result could be explained by the cause of non-stationary transport [9] .
Conclusions
Experimental analysis of anisotropic IIE in (110) surface pMOSFETs has been presented. From the relationship between the IIE and the E m , the surface orientation dependence of IIE can be reasonably attributed to the anisotropic threshold energy, 
